



### **General Description**

The MAXQ7665A-MAXQ7665D smart systems-on-a-chip (SoC) are data-acquisition systems based on a microcontroller (µC). As members of the MAXQ® family of 16bit, reduced instruction set computing (RISC) µCs, the MAXQ7665A-MAXQ7665D are ideal for low-cost, lowpower, embedded applications such as automotive, industrial controls, and building automation. The flexible, modular architecture design used in these µCs allows development of targeted products for specific applications with minimal effort.

The MAXQ7665A-MAXQ7665D incorporate a high-performance 16-bit RISC core, a 12-bit 500ksps SAR ADC with a programmable gain amplifier (PGA), and a full CAN 2.0B controller supporting transfer rates up to 1Mbps. These devices include a 12-bit DAC with a buffered voltage output and on-chip oscillator circuitry to operate from an external high frequency (8MHz) crystal. There is also a built-in internal RC oscillator as an alternative to using an external crystal. The MAXQ7665A-MAXQ7665D contain an internal temperature sensor to measure die temperature and a remote temperature-sensor driver. The analog functions and digital I/O are powered from a +5V supply, while the internal digital core is powered from +3.3V, which can be supplied by an on-chip linear regulator. These devices also include a dual power-supply supervisor with reset and a JTAG interface for in-system programming and debugging. The 16-bit RISC µC includes up to 128KB (64K x 16) of flash memory and 512 bytes (256 x 16) of RAM.

The MAXQ7665A-MAXQ7665D are available in a 7mm x 7mm 48-pin TQFN package and are specified to operate from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

### **Applications**

Automotive Steering Sensors CAN- and LIN-Based Automotive Sensors Industrial Control

#### **Features**

#### ♦ High-Performance, Low-Power, 16-Bit RISC Core

DC-to-8MHz Operation, Approaching 1MIPS per MHz Low Power (< 3mA/MIPS, DVDD = +3.3V) 16-Bit Instruction Word, 16-Bit Data Bus

33 Instructions (Most Require Only One Clock Cycle)

16-Level Hardware Stack

Three Independent Data Pointers with Automatic Increment/Decrement

#### ♦ Program and Data Memory

Up to 128KB (64K x 16) Internal Flash 512 Bytes (256 x 16) Internal RAM

#### **♦ Smart Analog Peripherals**

Low-Power, Eight Differential-Channel, 12-Bit, 500ksps ADC

Programmable-Gain Amplifier, Software-Selectable Gain: 1V/V, 2V/V, 4V/V, 8V/V, 16V/V, 32V/V 12-Bit DAC with Buffered Voltage Output External References for ADC and DAC Internal (Die) and External Diode Temperature Sensing

#### **♦ Timer/Digital I/O Peripherals**

Full CAN 2.0B Controller

15 Message Centers (256-Byte Dual Port Memory) Programmable Bit Rates from 10kbps to 1Mbps Standard 11-Bit or Extended 29-Bit Identification

Two Data Masks and Associated IDs for DeviceNET™, SDS and Other Higher Layer CAN Protocols External Transmit Disable for Autobaud SIESTA Low-Power Mode Wake-Up on CANRXD Edge Transition

UART (LIN) with User-Programmable Baud Rate 16 x 16 Hardware Multiplier with 48-Bit Accumulator, Single Clock Cycle Operation

Three 16-Bit (or Six 8-Bit) Programmable Timer/Counter/PWM

Eight General-Purpose, Digital I/O Pins, with External Interrupt Capability

All Interrupts Can Be Used as a Wake-Up

### ♦ Crystal/Clock Module

Internal Oscillator for Use with External Crystal On-Chip RC Oscillator Eliminates External Crystal External Clock-Source Operation Programmable Watchdog Timer

#### **♦ Power-Management Module**

Power-On Reset (POR)

Power-Supply Supervisor/Brownout Detection for Digital I/O and Digital Core Supplies On-Chip +3.3V, 50mA Linear Regulator

#### **♦ JTAG Interface**

Extensive Debug and Emulation Support In-System Test Capability Flash-Memory-Program Download Software Bootstrap Loader for Flash Programming

#### **♦ Ultra-Low-Power Consumption**

Low-Power, Divide-by-256 PMM Mode Stop Mode

Ordering Information/Selector Guide and Pin Configuration appear at end of data sheet.

MAXQ is a registered trademark of Maxim Integrated Products, Inc. DeviceNet is a trademark of Open DeviceNet Vendor Association, Inc.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.



#### **ABSOLUTE MAXIMUM RATINGS**

DV <sub>DD</sub> to DGND, AGND, or GNDIO	0.3V to +4V
DGND to GNDIO or AGND	
DV <sub>DDIO</sub> to DGND, AGND, or GNDIO	0.3V to +6V
AVDD to DGND, AGND, or GNDIO	0.3V to +6V
Digital Inputs/Outputs to DGND, AGND, or G	NDIO
-0.3V t	to $(DV_{DDIO} + 0.3V)$
Analog Inputs/Outputs to DGND, AGND, or G	ANDIO
0.3	V to $(AV_{DD} + 0.3V)$
RESET. XIN. XOUT to DGND. AGND. or GND	IO T

.....-0.3V to (DV<sub>DD</sub> + 0.3V)

Continuous Current into Any Pin	.±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
48-Pin TQFN (derate 40mW/°C above +70°C)3	3200mW
Operating Temperature Range40°C to	
Junction Temperature	+150°C
Storage Temperature Range65°C to	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER REQUIRMENTS						•	
	DV	Safe mode (RC/2 = 3.8MHz)	2.7	3.3	3.6		
Owner by Welter on Demand	DV <sub>DD</sub>	Normal mode	3.0	3.3	3.6	.,	
Supply Voltage Range	AV <sub>DD</sub>		4.75	5.0	5.25	V	
	DV <sub>DDIO</sub>		4.75	5.0	5.25		
AV Cupply Current	Luces	Shutdown (Note 2)		0.1	10	μΑ	
AV <sub>DD</sub> Supply Current	lavdd	All analog functions enabled		6.7	8	mA	
		ADC enabled, f <sub>ADC</sub> = 1ksps, f <sub>SYSCLK</sub> = 8MHz		4.2			
		ADC enabled, f <sub>ADC</sub> = 500ksps, f <sub>SYSCLK</sub> = 8MHz		1890			
Analog Module Subfunction		DAC enabled (zero scale)		305		μΑ	
Incremental Supply Current		Internal temperature sensor enabled		502		]	
		Additional current when one or more of the ADC, DAC, and/or temperature sensor is enabled (only counted once)		128			
		PGA enabled		4.5		mA	
		CPU in stop mode, all peripherals disabled	İ	3	20	μΑ	
		Medium-speed mode (Note 3)			5		
DV <sub>DD</sub> Supply Current	IDVDD	High-speed mode (Note 4)			28	A	
		Low-speed mode (Note 5)			2	mA	
		Flash erase or write mode		35	50		
DV M 11 0 17		DV <sub>DD</sub> supervisor and brownout monitor		2			
DV <sub>DD</sub> Module Subfunction Incremental Supply Current		HF crystal oscillator		150		μΑ	
moremental ouppry ourrent		Internal RC oscillator		200			
DVDDIO Supply Current	IDVDDIO	All digital I/Os static at GND or DV <sub>DDIO</sub>			10	μΑ	
DADDIO arbbis carrent	טוטטעטי	(Note 6)			1000	μΛ	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MEMORY SECTION	•					•
		MAXQ7665A		128		
5		MAXQ7665B		64		1/5
Flash Memory Size		MAXQ7665C		48		KB
		MAXQ7665D		32		]
		$DV_{DD} = +3V$ , at $+25$ °C		1		MCycles
Flash Erase/Write Endurance		DV <sub>DD</sub> = +3V, at +85°C		100		kCycles
		DV <sub>DD</sub> = +3V, at +125°C		100		kCycles
Flash Erase Timing		One sector		0.7	15	S
Flack Business Timins		Single word		11	360	μs
Flash Program Timing		Entire flash		1.5	4.5	S
		$T_A = +125$ °C, single write	20			
Flash Data Retention Time		First 100,000 cycles at +25°C, then retention tested at T <sub>A</sub> = +125°C	10			Years
RAM Memory Size				512		Bytes
Utility ROM Size				4096		Words
ANALOG SENSE PATH						
Resolution	Nadc	No missing codes	12			Bits
		Gain = 1, bipolar mode, V <sub>IN</sub> = ±2500mV, 500ksps		±0.5	±4.0	
I A IN P		Gain = 8, unipolar mode, V <sub>IN</sub> = +400mV, 142ksps		±2.0		1.00
Integral Nonlinearity	INLADC	Gain = 16, bipolar mode, V <sub>IN</sub> = ±156mV, 142ksps		±2.0	±4.0	- LSB
		Gain = 32, bipolar mode, V <sub>IN</sub> = ±50mV, 142ksps		±2.0		
		Gain = 1, bipolar, $V_{IN} = \pm 2500$ mV, 500ksps			±1.0	
Differential Nonlinearity	DNLADC	Gain = 16, bipolar, V <sub>IN</sub> = ±156mV, 142ksps			±1.0	LSB
		All other gain settings		±0.6		
Offset Error		Input referred		±2.5	±5	mV
Offset-Error Temperature Coefficient				±8		μV/°C
Zero-Code Error		Bipolar, differential measurement of error for ideal ADC output of 0x000		±2.5		mV
Gain Error		Exclude offset and reference error	-1.0		+1.0	%
Gain-Error Temperature Coefficient				±8.5		ppm/°C
Signal-to-Noise Plus Distortion	SINAD	PGA gain = 1V/V		-71		dB
Total Harmonic Distortion	THD	PGA gain = 1V/V		-85		dB

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS								
Spurious-Free Dynamic Range	SFDR	PGA gain = 1V/V			-91		dB								
Conversion Clock Frequency	fadcclk	fsysclk = 8MHz		0.5		8.0	MHz								
		PGA gain = 1V/V, R <sub>SOUR</sub>	CE ≤ 1kΩ			500									
Sample Rate	fsample	Any PGA gain setting > 1 $5k\Omega$	V/V, R <sub>SOURCE</sub> ≤			142	ksps								
Conversion Time	tCONV	t <sub>ACQ</sub> plus 13 ADCCLK cy	cles at 8MHz			t <sub>ACQ</sub> + 1.625	μs								
Channel/Gain Select Plus		PGA gain = 1V/V, R <sub>SOUR</sub>	CE ≤ 1kΩ			2									
Conversion Time		Any PGA gain setting, Rs	SOURCE ≤ 5kΩ			7	μs								
		PGA gain = 1V/V, R <sub>SOUR</sub>				375	ns								
Track-and-Hold Acquisition Time	tACQ	Any PGA gain setting > 1 $5k\Omega$	V/V, R <sub>SOURCE</sub> ≤			5	μs								
Turn-On Time	trecov				5		μs								
Aperture Delay					30		ns								
Aperture Jitter					50		ps <sub>P-P</sub>								
			PGA gain = 1	0		$AV_{DD}$									
			PGA gain = 2	0		1.6									
		Unipolar mode	PGA gain = 4	0		0.8									
			PGA gain = 8	0		0.4									
			PGA gain = 16	0		0.2									
			PGA gain = 32	0		0.1									
			PGA gain = 1	-VREFADC /2	+/	/REFADC /2									
Input-Voltage Range											PGA gain = 2	-VREFADC /4	+/	/REFADC /4	V
		Bipolar mode, AIN+ to	PGA gain = 4	-V <sub>REFADC</sub> /8	+/	/ <sub>REFADC</sub> /8									
				AIN-	PGA gain = 8	-VREFADC /16	+/	/REFADC /16							
			PGA gain = 16	-VREFADC /32	+/	REFADC /32									
			PGA gain = 32	-V <sub>REFADC</sub> /64	+/	/ <sub>REFADC</sub> /64									
Absolute Input-Voltage Range				AGND		$AV_{DD}$	V								
Input Leakage Current		AIN15-AIN0			±20		nA								
			PGA gain = 1		180										
			PGA gain = 2		140										
			PGA gain = 4		120		1								
Small-Signal Bandwidth (-3dB)		V <sub>IN</sub> x gain = 100mV <sub>P-P</sub>	PGA gain = 8	100			- MHz -								
			PGA gain = 16	82											
		PGA gain = 16 PGA gain = 32		80			-								

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_{A} = +25°C.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
			PGA gain = 1		180		
			PGA gain = 2		140		
Large Cianal Dandwidth (2dD)		\\	PGA gain = 4		120		Id I=
Large-Signal Bandwidth (-3dB)		$V_{IN} \times gain = 3.2V_{P-P}$	PGA gain = 8		100		kHz
			PGA gain = 16		82		
			PGA gain = 32		80		
			PGA gain = 1		13.6		
			PGA gain = 2		2		
Innut Conscitons		Single-ended, any input	PGA gain = 4		4		F
Input Capacitance		of AIN0 to AIN15	PGA gain = 8		8		рF
			PGA gain = 16		16		
			PGA gain = 32		32		
Crosstalk Between Channels	VcT	AIN15-AIN0, $V_{IN} = 1V_{P-P}$ = $5k\Omega$	, 10kHz, R <sub>SOURCE</sub>		-80		dB
Input Common-Mode Rejection Ratio	CMRR	AIN15-AIN0 (bipolar, difference of the VCM = 100mV to 4.5V	erential),	-70	-90		dB
Power-Supply Rejection Ratio	PSRR	$AV_{DD} = +4.75V \text{ to } +5.25V$	/	67	75		dB
DAC SECTION (DACOUT, RL = 5	$\mathbf{k}\Omega$ and $\mathbf{C}_{L}$ =	100pF)					
Resolution	NDAC	Guaranteed monotonic		12			Bits
Differential Nonlinearity	DNLDAC	Code 147h to E68h			±0.4	±1	LSB
Integral Nonlinearity	INLDAC	Code 147h to E68h			±0.5	±4	LSB
Offset Error		Reference to code 040h			±2.5	±30	mV
Offset-Error Temperature Coefficient					±5		μV/°C
Gain Error		Excludes reference error,	tested at E68h		±3	±20	LSB
Gain-Error Temperature Coefficient		Excludes offset and reference calculated from FSR	ence drift;		±2		ppm of FSR/°C
DAC Output Range		No load		0		VREFDAC	V
			DAC enabled		0.5		Ω
DC Output Impedance	Z <sub>OUT</sub>	Termination resistance to AGND	Power-down mode		105		kΩ
Output Slew Rate		400h to C00h code swing	g, rising or falling		0.6		V/µs
Output Settling Time		147h to E68h code swing LSB (Note 7)	, settling to ±0.5		8	15	μs
Output Short-Circuit Current		Short to AGND			-27		mA
Output Short-Oncult Current		Short to AVDD			46		IIIA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_{A} = +25°C.) (Note 1)$ 

PARAMETER	SYMBOL	Co	ONDITIONS	MIN	TYP	MAX	UNITS		
DAC Glitch Impulse		From 7FFh to 800	h		12		nV∙s		
DAC Power-On Time		Excluding referen	ce, settling to ±0.5 LSB		14		μs		
Power-Supply Rejection		AV <sub>DD</sub> step from +	-4.75V to +5.25V		62		μV/V		
Output Noise		$C_L = 200pF$			200		μV <sub>RMS</sub>		
EXTERNAL REFERENCE INPUTS	3								
REFADC Input-Voltage Range				1.0	5.0	AV <sub>DD</sub>	V		
REFDAC Input-Voltage Range				0	5.0	AV <sub>DD</sub>	V		
REFDAC Input Impedance					200		kΩ		
REFADC Leakage Current		ADC disabled			1		μΑ		
TEMPERATURE SENSOR (Remo	te NPN Tran	sistor 2N3904)							
			T <sub>A</sub> = +25°C		±1				
		Internal diode	$T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C}$		±2				
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		±5				
			$T_A = +25$ °C, $T_{RJ} = +25$ °C		±2				
Temperature Error				External diode.	$T_A = -30$ °C to $+85$ °C, $T_{RJ} = +25$ °C		±3		°C
		differential TA configuration (Note 8)	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C},$ $T_{RJ} = +25^{\circ}\text{C}$		±3				
			$T_A = -30^{\circ}\text{C to } +85^{\circ}\text{C},$ $T_{RJ} = -30^{\circ}\text{C to } +85^{\circ}\text{C}$		±3				
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C},$ $T_{RJ} = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		±5				
Internal (Die) or External Temperature Measurement Error vs. VREFADC Variation					0.095		°C/mV		
Fataman Diada Carman Commant		High level			74.7		^		
External Diode Source Current		Low level			4		μΑ		
External Diode Drive Current Ratio					18.7:1		μΑ/μΑ		
Conversion Time		fADCCLK = fSYSCL internal utility ROM	K = 8MHz, no interrupts, V tempConv		70		μs		
Temperature Resolution		12-bit ADC			0.125		°C/LSB		
+3.3V LINEAR REGULATOR (CDV	/ <sub>DD</sub> = 4.7µF)						•		
DV <sub>DDIO</sub> Input-Voltage Range				4.25	5.0	5.25	V		
DV <sub>DD</sub> Output Voltage		REGEN = GNDIO		3.0	3.4	3.6	V		
DV <sub>DD</sub> Input-Voltage Range		REGEN = DV <sub>DDIC</sub>	)	3.0		3.6	V		
No-Load Quiescent Current		CPU in sleep mod disabled	de; all digital peripherals		15		μΑ		
Output Short-Circuit Current		Short to DGND			110		mA		

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SUPPLY VOLTAGE SUPERVISOR	RS AND BRO	WNOUT DETECTION					
DV <sub>DD</sub> Voltage-Supervisor Reset Rising Threshold		Power-on default, DV <sub>DD</sub> (Note 9)	voltage rising	2.70		2.99	V
DV VIII O :		DV <sub>DD</sub> voltage falling, firmware selectable,	VDBR = 00b (default)	2.70		2.99	
DV <sub>DD</sub> Voltage-Supervisor Brownout Reset Falling Threshold	V <sub>VDBR</sub>	measured with CPU	VDBR = 01b	2.77		3.06	V
Brownout reset raining Threshold		active at 8MHz	VDBR = 10b	2.84		3.13	
		(Note 10)	VDBR = 11b	2.91		3.20	
Software-Selectable DVDD		DV <sub>DD</sub> voltage falling, firmware selectable,	VDBI = 00b (default)	2.77		3.06	
Voltage-Supervisor Brownout	V <sub>VDBI</sub>	measured with CPU	VDBI = 01b	2.84		3.13	V
Interrupt Falling Threshold		active at 8MHz	VDBI = 10b	2.91		3.20	
		(Note 11)	VDBI = 11b	2.99		3.27	
		DV <sub>DDIO</sub> voltage falling, firmware selectable,	VIOBI = 00b (default)	4.25		4.74	
DV <sub>DDIO</sub> Voltage-Supervisor Brownout Interrupt Threshold	VVIOBI	measured with CPU active at 8MHz	VIOBI = 01b	4.30		4.79	V
Brownout interrupt Threshold			VIOBI = 10b	4.35		4.84	
		(Note 12)	VIOBI = 11b	4.40		4.89	
Voltage-Supervisor Hysteresis		DV <sub>DD</sub> , DV <sub>DDIO</sub>			1		%
DV <sub>DD</sub> Brownout-Interrupt to Brownout Reset Falling Threshold		Voltage difference betw V <sub>VDBR</sub> , time allowing so before reset asserted, V VDBR = 10b	ftware clean-up	155			mV
		DV <sub>DD</sub>		1.0		3.6	
Voltage Monitor Range		DV <sub>DDIO</sub>		0		5.25	V
DV <sub>DD</sub> Ramp-Up Rate		DV <sub>DD</sub> must rise faster th between +2.7V and +3.		35			mV/ms
RESET Hold Time		After DV <sub>DD</sub> rises above trip threshold	the V <sub>VDBR</sub> voltage		16		ms
CAN INTERFACE							
CAN Baud Rate		CANCLK = 8MHz				1	Mbps
CANCLK Mean Frequency Error		50ppm external crystal	error, 8MHz crystal		60		ppm
CANCLK Total Frequency Error		50ppm external crystal clock divided and meas interval, mean plus peak	ured over 500µs		< 0.5		%
HIGH-FREQUENCY CRYSTAL OS	CILLATOR	•		-			•
Clask Fraguenay		Using external crystal		1.00		8.12	N 41 1-
Clock Frequency		External clock source				8.12	MHz
Crystal Oscillator Startup Time		8MHz crystal			10		ms
External Clock Input Duty Cycle		Ratio high-to-low or low-	to-high	45		55	%

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{SYSCLK} = 8MHz, V_{REFDAC} = V_{REFADC} = +5V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}\text{C.}$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Crystal Oscillator Stability		Excluding crystal		3		ppm/V
		HFIC = 00b (default)		7		
VINI Input Lond Conneitones		HFIC = 01b		18		nΓ
XIN Input Load Capacitance		HFIC = 10b		27		pF
		HFIC = 11b		34		
		HFOC = 00b (default)		6		
XOUT Output Load Capacitance		HFOC = 01b		17		nΕ
NOOT Output Load Capacitance		HFOC = 10b		27		pF
		HFOC = 11b		34		
XIN Input Low Voltage		Driven with external clock source			0.3 x DV <sub>DD</sub>	V
XIN Input High Voltage		Driven with external clock source	0.7 x DV <sub>DD</sub>			V
INTERNAL RC OSCILLATOR						
Oscillator Frequency			7.0	7.6	8.0	MHz
Oscillator Startup Time				10		μs
Oscillator Jitter				2.7		ns
UART (LIN) INTERFACE (UTX, U	RX)					
UART Baud Rate			0		2	Mbps
Minimum LIN Mode Operation					1	kbps
Maximum LIN Mode Operation			20			kbps
		Crystal clock source	-0.5		+0.5	
UART Baud Rates Error		Using internal RC oscillator before autobaud	-14.0		+14.0	%
		Using internal RC oscillator after autobaud	-0.5		+0.5	
RESET (RESET)						
RESET Internal Pullup Resistance		Pullup to DV <sub>DD</sub>		305		kΩ
RESET Output Voltage		High, RESET deasserted, no load	0.9 x DV <sub>DD</sub>			V
		Low, RESET asserted, no load			0.4	
RESET Input High Voltage			0.7 x DV <sub>DD</sub>			V
RESET Input Low Voltage					0.3 x DV <sub>DD</sub>	V
DIGITAL INPUTS (P0, CANRXD	, URX, REGE	N)				
Input Low Voltage					0.3 x DV <sub>DDIO</sub>	V
Input High Voltage			0.7 x DV <sub>DDIO</sub>			V
Input Hysteresis				500		mV
Input Leakage Current		V <sub>IN</sub> = GNDIO or DV <sub>DDIO</sub> , pullup disabled	-1	±0.01	+1	μΑ

3 \_\_\_\_\_\_*MIXI/*M

### **ELECTRICAL CHARACTERISTICS (continued)**


(AVDD = DVDDIO = +5.0V, DVDD = +3.3V, fsysclk = 8MHz, VREFDAC = VREFADC = +5V, TA = TMIN to TMAX, unless otherwise noted Typical values are at TA = +25°C.) (Note 1)

**	, ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Pullup Resistance		Pullup to DV <sub>DDIO</sub>		400		kΩ
Input Capacitance		V <sub>IN</sub> = GNDIO or DV <sub>DDIO</sub>		15		рF
DIGITAL OUTPUTS (P0, CAI	NTXD, UTX)					
Output Low Voltage		ISINK = 1.6mA			0.4	V
Output High Voltage		ISOURCE = 1.6mA	DV <sub>DDIC</sub> - 0.5			V
Output Leakage Current		I/O pins, three-state	-1	±0.01	+1	μΑ
Output Capacitance		I/O pins, three-state		15		pF
Output Chart Circuit Current		Short to $DV_{DDIO} = +5.25V$		29		m 1
Output Short-Circuit Current		Short to GNDIO		28		mA

- **Note 1:** All devices are 100% production tested at  $T_A = +25$ °C.
- Note 2: All analog functions disabled and all digital inputs connected to supply or ground.
- Note 3: Medium-speed mode: CPU and one timer running at 1MHz from an external crystal oscillator, all other peripherals disabled, all digital I/Os static at DV<sub>DDIO</sub> or GNDIO.
- **Note 4:** High-speed mode: CPU and three timers running at 8MHz from an external crystal oscillator, CAN enabled and communicating at 500kbps, all other peripherals disabled, all digital I/Os static at DV<sub>DDIO</sub> or GNDIO.
- Note 5: Low-speed mode: CPU and one timer running from an external crystal oscillator in PMM mode, all other peripherals disabled, all digital I/Os static at DV<sub>DDIO</sub> or GNDIO.
- Note 6: CAN transmitting at 500kbps, one timer output at 500kHz, all active I/Os are loaded with 20pF capacitor, all remaining digital I/Os are at DV<sub>DDIO</sub> or GNDIO.
- Note 7: Guaranteed by design and characterization.
- Note 8: Based on diode ideality factor of 1.008.
- Note 9:  $DV_{DD}$  must rise above  $V_{VDBR}$  for  $\overline{RESET}$  to become deasserted. Caution: Operation is not guaranteed for  $DV_{DD}$  below +2.7V (utility ROM) or +3.0V (flash).
- Note 10: RESET is asserted if DV<sub>DD</sub> falls below V<sub>VDBR</sub>. Caution: Operation is not guaranteed for DV<sub>DD</sub> below +2.7V (utility ROM) or +3.0V (flash).
- Note 11: An interrupt is generated if DV<sub>DD</sub> falls below V<sub>VDBI</sub>. Caution: Operation is not guaranteed for DV<sub>DD</sub> below +2.7V (utility ROM) or +3.0V (flash).
- Note 12: An interrupt is generated if DV<sub>DDIO</sub> falls below V<sub>VIOBI</sub>. Caution: Operation is not guaranteed if DV<sub>DDIO</sub> or AV<sub>DD</sub> is below 4.75V, except for the DV<sub>DDIO</sub> brownout monitor and +3.3V linear regulator, that still operate down to 0V and +4.25V, respectively.


### **Typical Operating Characteristics**

 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{ADCCLK} = 8MHz, f_{ADC} = 500kHz, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 




### Typical Operating Characteristics (continued)


 $(AV_{DD} = DV_{DDIO} = +5.0V, DV_{DD} = +3.3V, f_{ADCCLK} = 8MHz, f_{ADC} = 500kHz, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 





### Typical Operating Characteristics (continued)


(AVDD = DVDDIO = +5.0V, DVDD = +3.3V, fADCCLK = 8MHz, fADC = 500kHz, TA = +25°C, unless otherwise noted.)















DVDD, RESET POWER-UP








MAXIMUM DVDD TRANSIENT DURATION



### Typical Operating Characteristics (continued)

(AVDD = DVDDIO = +5.0V, DVDD = +3.3V, fADCCLK = 8MHz, fADC = 500kHz, TA = +25°C, unless otherwise noted.)



40µs/div

40µs/div

50

+5V TO MAKE DV<sub>DD</sub> DROP BY 100mV

30


10


20


LOAD CURRENT (mA)


### Typical Operating Characteristics (continued)


(AVDD = DVDDIO = +5.0V, DVDD = +3.3V, fADCCLK = 8MHz, fADC = 500kHz, TA = +25°C, unless otherwise noted.)



























### Typical Operating Characteristics (continued)


(AVDD = DVDDIO = +5.0V, DVDD = +3.3V, fADCCLK = 8MHz, fADC = 500kHz, TA = +25°C, unless otherwise noted.)














**DVDDIO STATIC SUPPLY CURRENT** 








### **Pin Description**

PIN	NAME	FUNCTION
1	AIN11	Analog Input Channel 11. AIN11 is multiplexed to the PGA as a differential input with AIN10.
2	AIN10	Analog Input Channel 10. AIN10 is multiplexed to the PGA as a differential input with AIN11.
3	AIN9	Analog Input Channel 9. AIN9 is multiplexed to the PGA as a differential input with AIN8.
4	AIN8	Analog Input Channel 8. AIN8 is multiplexed to the PGA as a differential input with AIN9.
5, 8	AGND	Analog Ground
6	REFADC	ADC External Reference Input. Connect an external reference voltage between 1V and AV <sub>DD</sub> to REFADC.
7	REFDAC	DAC External Reference Input. Connect an external reference voltage between 0V and AV <sub>DD</sub> to REFDAC.
9	AIN7	Analog Input Channel 7. AIN7 is multiplexed to the PGA as a differential input with AIN6.
10	AIN6	Analog Input Channel 6. AIN6 is multiplexed to the PGA as a differential input with AIN7.
11	AIN5	Analog Input Channel 5. AIN5 is multiplexed to the PGA as a differential input with AIN4.
12	AIN4	Analog Input Channel 4. AIN4 is multiplexed to the PGA as a differential input with AIN5.
13	AIN3	Analog Input Channel 3. AIN3 is multiplexed to the PGA as a differential input with AIN2. AIN3–AIN0 have remote temperature sensor capability.
14	AIN2	Analog Input Channel 2. AIN2 is multiplexed to the PGA as a differential input with AIN3. AIN3–AIN0 have remote temperature sensor capability.
15	AIN1	Analog Input Channel 1. AIN1 is multiplexed to the PGA as a differential input with AIN0. AIN3–AIN0 have remote temperature sensor capability.
16	AINO	Analog Input Channel 0. AIN0 is multiplexed to the PGA as a differential input with AIN1. AIN3–AIN0 have remote temperature sensor capability.
17	DACOUT	DAC Buffer Output. DACOUT is the DAC voltage buffer output.
18, 19, 31	DGND	Digital Ground for the Digital Core and Flash
20	CANRXD	CAN Bus Receiver Input. Control area network receiver input.
21	CANTXD	CAN Bus Transmitter Output. Control area network transmitter output.
22	UTX	UART Transmitter Output
23	URX	UART Receiver Input
24	P0.6/T0	Port 0 Bit 6/Timer 0. P0.6 is a general-purpose digital I/O with interrupt/wake-up input capability. T0 is a primary timer/PWM input or output.
25	P0.7/T1	Port 0 Bit 7/Timer 1. P0.7 is a general-purpose digital I/O with interrupt/wake-up input capability. T1 is a primary timer/PWM input or output.
26, 39	DV <sub>DDIO</sub>	Digital I/O Supply Voltage. Supplies all digital I/O except for XIN, XOUT, and RESET. Bypass DV <sub>DDIO</sub> to GNDIO with a 0.1µF capacitor placed as close as possible to the device. DV <sub>DDIO</sub> is also connected to the input of the linear regulator.
27	GNDIO	Digital I/O Ground
28, 29	I.C.	Internal Connection. Connect I.C. to GNDIO or DV <sub>DDIO</sub> .
30	N.C.	No Connection. No internal connection. Leave N.C. unconnected.
32	P0.0/TDO	Port 0 Data 0/JTAG Serial Test Data Output. P0.0 is a general-purpose digital I/O with interrupt/wake-up capability. TDO is the JTAG serial test, data output.

### Pin Description (continued)

PIN	NAME	FUNCTION
33	P0.1/TMS	Port 0 Data 1/JTAG Test Mode Select. P0.1 is a general-purpose digital I/O with interrupt/wake-up capability. TMS is the JTAG test mode, select input.
34	P0.2/TDI	Port 0 Data 2/JTAG Serial Test Data Input. P0.2 is a general-purpose digital I/O with interrupt/wake-up capability. TDI is the JTAG serial test, data input.
35	P0.3/TCK	Port 0 Data 3/JTAG Serial Test Clock Input. P0.3 is a general-purpose digital I/O with interrupt/wake-up capability. TCK is the JTAG serial test, clock input.
36	P0.4/ADCCNV	Port 0 Data 4/ADC Start Conversion Control. P0.4 is a general-purpose digital I/O. ADCCNV is firmware configurable for a rising or falling edge start/convert to trigger ADC conversions.
37	P0.5/DACLOAD	Port 0 Data 5/DAC Data Register Load/Update Input. P0.5 is a general-purpose digital I/O with interrupt/wake-up capability. DACLOAD is firmware configurable for a rising or falling edge to update the DACOUT register.
38	REGEN	Active-Low Linear Regulator Enable Input. Connect REGEN to GNDIO to enable the linear regulator. Connect to DV <sub>DDIO</sub> to disable the linear regulator.
40	DV <sub>DD</sub>	Digital Supply Voltage. DVDD supplies the internal digital core and flash memory. DVDD is internally connected to the output of the internal 3.3V linear regulator. Disable the internal regulator to connect DVDD to an external supply. When using the on-chip linear regulator, bypass DVDD to DGND with a $4.7\mu\text{F}$ ±20% capacitor with a maximum ESR of $0.5\Omega$ . In addition, bypass DVDD with a $0.1\mu\text{F}$ capacitor. Place both bypass capacitors as close as possible to the device.
41	RESET	Reset Input and Output. Active-low open-drain input/output with internal $360k\Omega$ pullup to DV <sub>DD</sub> . Drive low to reset the $\mu$ C. RESET is low during power-up reset and during DV <sub>DD</sub> brownout conditions.
42	XOUT	High-Frequency Crystal Output. Connect an external crystal to XIN and XOUT for normal operation. Leave XOUT unconnected if XIN is driven with an external clock source. XOUT is not driven when using the internal RC oscillator.
43	XIN	High-Frequency Crystal Input. Connect an external crystal or resonator to XIN and XOUT for normal operation, or drive XIN with an external clock source. XIN is not driven when using the internal RC oscillator.
44	AV <sub>DD</sub>	Analog Supply Voltage Input. Connect AV <sub>DD</sub> to a +5V supply. Bypass AV <sub>DD</sub> to AGND with a 0.1µF capacitor placed as close as possible to the device.
45	AIN15	Analog Input Channel 15. AIN15 is multiplexed to the PGA as a differential input with AIN14.
46	AIN14	Analog Input Channel 14. AIN14 is multiplexed to the PGA as a differential input with AIN15.
47	AIN13	Analog Input Channel 13. AIN13 is multiplexed to the PGA as a differential input with AIN12.
48	AIN12	Analog Input Channel 12. AIN12 is multiplexed to the PGA as a differential input with AIN13.
	EP	Exposed Pad. EP is internally connected to AGND. Connect EP to AGND externally.

### **Block Diagram**



### **Detailed Description**

The  $\mu$ C arithmetic core of the MAXQ7665A–MAXQ7665D is a 16-bit RISC machine with digital and analog peripheral functions. They incorporate a 16-bit RISC ALU with a Harvard memory architecture that can address up to 128KB (64K x 16) of flash and 512 bytes (256 x 16) of RAM memory. They also contain a hardware multiplier, up to eight digital I/Os, a controller area network (CAN 2.0B) bus, a JTAG interface, three timers, an on-chip RC oscillator, a precision 12-bit 500ksps ADC with an 8-channel differential MUX and PGA, a 12-bit precision DAC, an internal temperature sensor and temperature-sensor driver, a linear regulator, watchdog timer, and a dual power-supply supervisor.

The MAXQ offers a low < 3mA/MIPS ratio. The on-chip 16-bit x 16-bit hardware multiplier with accumulator, performs single-cycle computations. Refer to the MAXQ7665/MAXQ7666 User's Guide for more detailed information on configuring and programming the MAXQ7665A-MAXQ7665D.

#### **Analog Input Peripheral**

The integrated 12-bit ADC employs an ultra-low-power, high-precision, SAR-based conversion method and can operate up to 500ksps (142ksps with PGA  $\geq$  2). The on-chip 8-channel differential MUX and PGA allow the ADC to measure eight fully differential analog inputs with software-selectable input ranges through the PGA. See Figure 1.




Figure 1. Simplified Analog Input Diagram (Eight Fully Differential Inputs)

The MAXQ7665A–MAXQ7665D ADC uses a fully differential SAR conversion technique and an on-chip T/H block to convert temperature and voltage signals into a 12-bit digital result. Differential configurations are supported using an analog input channel MUX that supports eight differential channels.

The differential analog inputs are selected from the following pairs: AINO/AIN1, AIN2/AIN3, AIN4/AIN5, AIN6/AIN7, AIN8/AIN9, AIN10/AIN11, AIN12/AIN13, and AIN14/AIN15.

Remote temperature-sensor configuration in differential mode uses analog input channel pairs AIN2/AIN3 and AIN0/AIN1. In single-ended remote temperature-sensor configuration, only channels AIN2 and AIN0 are used. Internal temperature-sensor configuration measures local die temperature and does not use any analog input channel.

There are four ways to control the ADC conversion timing:

- 1) Software register bit control
- 2) Continuous conversion
- 3) Internal timers (T0, T1, or T2)
- 4) External input through pin ADCCNV

Refer to the MAXQ7665/MAXQ7666 User's Guide for more detailed information on the ADC and MUX.

#### 12-Bit Digital-to-Analog Converter (DAC)

The MAXQ7665A–MAXQ7665D contain a 12-bit voltage-output DAC with its own output buffer. The data path to the DAC is double buffered and the output register can be updated using the DACLOAD digital input. Refer to the MAXQ7665/MAXQ7666 User's Guide for detailed programming information. The DAC also supports a square-wave-output toggle mode with precise amplitude control for applications that require pulse-amplitude modulation (PAM) and/or pulse-width modulation (PWM) signals. See Figure 2 for a simplified block diagram of the DAC.




Figure 2. Simplified DAC Diagram

The DAC output buffer is in a voltage follower configuration (gain of 1V/V from REFDAC). The buffer can be disabled when not in use. When the buffer is disabled, the output is connected internally to AGND through a 100k $\Omega$  resistor. The reference input REFDAC accepts an input voltage of less than or equal to AVDD for a maximum output swing of 0V to AVDD.

#### **Temperature Sensor**

The  $\mu$ C measures temperature by using the on-chip ADC and a ROM-based tempConv subroutine. Use the tempConv subroutine to initiate a measurement (refer to the MAXQ7665/MAXQ7666 User's Guide for detailed information). The device supports conversions of two external and one on-chip (internal) temperature sensors. The external temperature sensor is typically a diode-connected small-signal transistor, connected between two analog inputs (differential) or one analog input and AGND (single-ended). Figures 3 and 4 illustrate these two configurations.




Figure 3. Temperature-Sensor Application Circuit—Single-Ended Configuration




Figure 4. Temperature-Sensor Application Circuit—Differential Configuration

#### Power-On Reset and Brownout

Power supplies DV<sub>DD</sub> and DV<sub>DDIO</sub> each include a brownout monitor that alerts the  $\mu$ C through interrupt when their corresponding supply voltages drop below a selectable threshold. This condition is generally referred to as brownout interrupt (BOI), and these thresholds are set by the VDBI and VIOBI bits for DV<sub>DD</sub> and DV<sub>DDIO</sub>, respectively. Continuous monitoring ensures that a valid supply is present at all times while the  $\mu$ C is executing code. For example, the brownout

monitors check that DV<sub>DDIO</sub> does not drop during a CAN bus transfer, or DV<sub>DD</sub> is not disrupted while the  $\mu$ C core is executing. The DV<sub>DDIO</sub> brownout monitor also covers the analog peripherals if AV<sub>DD</sub> and DV<sub>DDIO</sub> are directly connected.

The DVDD supply (internal core logic) also includes a voltage supervisor that controls the  $\mu$ C reset during power-up (DVDD rising) and brownout (DVDD falling) conditions (see Figure 5 for a POR and brownout timing example).




Figure 5. DVDD Brownout Interrupt Detection

During power-up, RESET is held low once DVDD rises above +1.0V. All internal register bits are set to their default, POR state after DVDD exceeds a threshold of approximately +1.2V. This includes the VDBR bits which reset to 00b, resulting in a default, DVDD brownout reset (BOR) threshold in the +2.7V to +2.99V range following POR. Once DVDD rises above this DV<sub>DD</sub> brownout threshold, the 7.6MHz RC oscillator starts driving the power-up counter, and 8.6ms (typ) later, the RESET pin is released and allowed to go high if nothing external is holding it low. An important system-design consideration at power-up is the DVDD ramp-up rate should be at least 35mV/ms between +2.7V and +3.0V. This ensures RESET is not released before DV<sub>DD</sub> reaches a minimum flash operating level of +3.0V. After DVDD has reached a valid level and RESET is released, the µC jumps to the reset vector

(8000h in the utility ROM), and the desired BOI and BOR threshold values can be set by the user through the VIOBI, VDBI, and VDBR bits.

If a valid DV<sub>DD</sub> drops below its BOI threshold (set by the VDBI bits), an interrupt is generated. This offers the possibility of limited software cleanup before the DV<sub>DD</sub> BOR occurs. The amount of cleanup time depends on the VDBI and VDBR brownout threshold bit settings, the size of the DV<sub>DD</sub> bypass capacitors, and the application-dependent, μC power management and software cleanup tasks. Note that if the internal, +3.3V linear regulator is being used to provide DV<sub>DD</sub>, additional software cleanup time is possible by using the DV<sub>DDIO</sub> brownout monitor as an early warning that the regulator's DV<sub>DDIO</sub> (+5V) input voltage is falling, and its DV<sub>DD</sub> (+3.3V) will subsequently drop (unless DV<sub>DDIO</sub> recovers).

As DV<sub>DD</sub> continues to fall below the DV<sub>DD</sub> BOR threshold set by the VDBR bits, the  $\overline{\text{RESET}}$  pin is pulled low,  $\mu\text{C}$  and peripheral activity stops, and most, but not all of the register bits are set to their default state. This includes the VDBR bits, which retain their value if DV<sub>DD</sub> falls below the BOR threshold, but not below the POR threshold.

Once DV<sub>DD</sub> has entered BOR, there are a few possible scenarios:

- If DV<sub>DD</sub> remains below the BOR threshold, the RESET pin remains low, and the μC remains in the reset state.
- If DV<sub>DD</sub> stops falling before reaching the POR threshold, then begins rising above the BOR threshold, the RESET pin is released, and the μC jumps to the reset vector (8000h in the utility ROM). This is similar to the DV<sub>DD</sub> power-up case described in the previous scenario, except there is no power-up counter delay and some of the register bits are set to BOR values rather than POR values. See Tables 3 and 5 for the reset behavior of specific bits. In particular, the retained VDBR setting, if higher than the default value of 00b, allows a potentially more robust brownout recovery closer to or above the minimum flash operating level of +3.0V.
- If DV<sub>DD</sub> falls below the 1.2V POR threshold, all register bits are reset, and any DV<sub>DD</sub> recovery from that point is identical to the power-up case described above. See Tables 3 and 5 for reset behavior of specific bits.

Refer to the MAXQ7665/MAXQ7666 User's Guide for detailed programming information, and a more thorough description of POR and brownout behavior.

#### Internal 3.3V Linear Regulator

The MAXQ7665A–MAXQ7665D core logic supply, DVDD, can be supplied by a 3.3V external supply or the on-chip 3.3V, 50mA linear regulator. To use the on-chip linear regulator, ensure the DVDDIO supply can support a load of approximately 50mA and connect digital input REGEN to GNDIO. If using an external supply, connect the regulated 3.3V supply to DVDD and connect digital input REGEN to DVDDIO. If the linear regulator is not used, bring up DVDDIO before DVDD.

#### **System Clock Generator**

The MAXQ7665A–MAXQ7665D oscillator module is the master clock generator that supplies the system clock for the  $\mu$ C core and all of the peripheral modules. The high-frequency (HF) oscillator is designed to operate with a 1MHz to 8MHz crystal. Alternatively, the on-chip RC oscillator can be used in applications that do not require precise timing. Due to its RISC design, the

MAXQ7665A–MAXQ7665D execute most instructions in a single SYSCLK period. The oscillator module contains all of the primary clock-generation circuitry. Figure 6 shows a block diagram of the system clock module.

The MAXQ7665A–MAXQ7665D contain many features for generating a master clock signal timing source:

- Internal, fast-starting, 7.6MHz RC oscillator eliminates external crystal
- Internal high-frequency oscillator that can drive an external 1MHz to 8MHz crystal
- External high-frequency clock input (up to 8MHz)
- · Selectable internal capacitors for HF crystal oscillator
- Power-up timer
- Power-saving management modes
- Fail-safe modes

#### **Watchdog Timer**

The watchdog timer serves as a time-base generator, an event timer, or a system supervisor. The primary function of the watchdog timer is to supervise software execution, watching for stalled or stuck software. The watchdog timer performs a controlled system restart when the  $\mu P$  fails to write to the watchdog timer register before a selectable timeout interval expires. In some designs, the watchdog timer is also used to implement a real-time operating system (RTOS) in the  $\mu C$ . When used to implement an RTOS, a watchdog timer typically has four objectives:

- 1) To detect if a system is operating normally
- 2) To detect an infinite loop in any of the tasks
- To detect an arbitration deadlock involving two or more tasks
- 4) To detect if some lower priority tasks are not getting to run because of higher priority tasks




Figure 6. High-Frequency and RC Oscillator Block Diagram

As illustrated in Figure 7, the high-frequency internal RC oscillator (HFRCCLK) drives the watchdog timer through a series of dividers. The divider output is programmable and determines the timeout interval. When enabled, the interrupt flag WDIF is set when a timeout is reached. A system reset then occurs after a time delay (based on the divider ratio).

The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. The interrupt timeout has a default divide ratio of 2<sup>12</sup> of the HFR-




Figure 7. Watchdog Functional Diagram

CCLK, with the watchdog reset set to timeout 29 clock cycles later. With the nominal RC oscillator value of 7.6MHz, an interrupt timeout occurs every 539µs, followed by a watchdog reset 67.4µs later. The watchdog timer is reset to the default divide ratio following any reset. Using the WD0 and WD1 bits in the WDCN register, other divide ratios can be selected for longer watchdog interrupt periods. If the WD[1:0] bits are changed before the watchdog interrupt timeout occurs (i.e. before the watchdog reset counter begins), the watchdog timer count is reset. All watchdog timer reset timeouts follow the programmed interrupt timeout 512 source clock cycles later. For more information on the MAXQ7665A–MAXQ7665D watchdog timer, refer to the MAXQ7665/MAXQ7666 User's Guide.

#### Timer and PWM

The MAXQ7665A–MAXQ7665D include three 16-bit timer channels. Each timer is a type 2 timer implemented in the MAXQ family (see Figure 8). Two of the timers are accessible through I/Os, and one is accessible only through software. Type 2 timers are auto-reload 16-bit timers/counters offering the following functions:

- 8-bit/16-bit timer/counter
- Up/down auto-reload
- Counter function of external pulse
- Capture
- Compare




Figure 8. Type 2 Timer Functional Diagram

**Note:** The MAXQ7665A–MAXQ7665D do not have secondary timer I/O pins (such as T0B and T1B) that are present in some other MAXQ products.

#### 16-Bit x 16-Bit Hardware Multiplier

A hardware multiplier supports high-speed multiplications. The multiplier is capable of completing a 16-bit x 16-bit multiply in a single cycle and contains a 48-bit accumulator that requires one more cycle. The multiplier is not part of the MAXQ core function but a peripheral that performs seven different multiply operations without interfering with the normal core functions:

- Unsigned 16-bit multiplication (one cycle)
- Unsigned 16-bit multiplication and accumulation (two cycles)
- Unsigned 16-bit multiplication and subtraction (two cycles)
- Signed 16-bit multiplication (one cycle)
- Signed 16-bit multiplication and negate (one cycle)
- Signed 16-bit multiplication and accumulation (two cycles)
- Signed 16-bit multiplication and subtraction (two cycles)

Figure 9 illustrates the simplified hardware multiplier circuitry. Two 16-bit parallel-load registers and a 48-bit




Figure 9. 16-Bit Hardware Multiplier Functional Diagram

accumulator are used: operand A (MA), operand B (MB), and accumulator (MC). The accumulator is formed by three 16-bit parallel registers (MC2, MC1, and MC0). The overflow bit is organized in the MCNT status/control register. The multiplicand and the multiplier are initially loaded into the MA and MB registers, respectively. Loading the required operands triggers the respective multiply, multiply-accumulate/subtract or multiply-negate operation. The multiply operation completes in a single cycle with the results in the read-only MC1R/MC0R register. The multiply-accumulate/subtract operation requires one extra wait cycle for the results to be stable in the MC2, MC1, and MC0 registers.

The main arithmetic unit is the 16-bit x 16-bit multiplier, which processes operands feeding from the MA and MB registers and generates a 32-bit final product. The product value goes through the 32-bit adder to perform final accumulation with zeroes for multiply operation or with the contents from the MC1 and MC0 registers for multiply-accumulation. The final sum is accessible directly from the accumulator.

To support negate operations including signed multiplynegate and signed and unsigned multiply-subtract, the operand in MA is negated by 1's complement operation before being supplied to the arithmetic unit and the partial product terms are sign corrected. Refer to the MAXQ7665/MAXQ7666 User's Guide for more detailed information.

#### **CAN Interface Bus**

The MAXQ7665A-MAXQ7665D incorporate a CAN controller that is fully compliant with the CAN 2.0B specification.

The µC interface to the CAN controller is broken into two groups of registers. To simplify the software associated with the operation of the CAN controllers, most of the global CAN status and controls as well as the individual message center control/status registers are located in the peripheral register map. The remaining registers associated with the data identification, identification masks, format, and data are located in a dual port memory to allow the CAN controller and the processor access to the required functions. The CAN controller can directly access the dual port memory. A dedicated interface is incorporated to support dual port memory accessing by the processor through the CAN 0 data pointer (CODP) and the CAN 0 data buffer (CODB) special function registers.

#### **CAN Functional Description**

The basic functions covered by the CAN controller include the use of 11-bit standard or 29-bit extended acceptance identifiers, as programmed by the  $\mu$ C for each message center, as shown in Figure 10. The CAN unit provides storage for up to 15 messages, with the standard 8-byte data field, in each message.

Each of the first 14 message centers is programmable in either transmit or receive mode. Message center 15 is designed as a receive-only message center with a buffer FIFO arrangement to help prevent the inadvertent loss of data when the  $\mu C$  is busy and is not allowed time to retrieve the incoming message prior to the acceptance of a second message into message center 15. Message center 15 also utilizes an independent set of mask registers and identification registers, which are only applied once an incoming message has not been accepted by any of the first 14 message centers. A second filter test is also supported for all message centers (1–15) to allow the CAN controller to use two separate 8-bit media masks and media arbitration fields to verify the contents of the first 2 bytes of data of




Figure 10. CAN 0 Controller Block Diagram




Figure 11a. UART Synchronous Mode (Mode 0)

each incoming message, before accepting an incoming message. This feature allows the CAN unit to directly support the use of higher CAN protocols, which make use of the first and/or second byte of data as a part of the acceptance layer for storing incoming messages. Each message center can also be programmed independently to perform testing of the incoming data with or without the use of the global masks.

Global controls and status registers in the CAN unit allow the  $\mu$ C to evaluate error messages, validate new data and the location of such data, establish the bus timing for the CAN bus, establish the identification mask bits, and verify the source of individual messages. In addition, each message center is individually equipped with the necessary status and controls to establish directions, interrupt generation, identification mode (standard or extended), data field size, data status, automatic remote frame request and acknowledge-

ment, and masked or nonmasked identification acceptance testing.

#### **UART Interface**

Serial interfacing is provided through one (UTX/URX) 8051-style universal synchronous/asynchronous receiver/transmitter (UART) capable of interfacing with a LIN transceiver. Figure 11a shows the UART block diagram in synchronous mode and Figure 11b shows asynchronous mode. The UART allows the device to conveniently communicate with other RS-232 interface-enabled devices, as well as PCs and serial modems when paired with an external RS-232 line driver/receiver. The UART can detect framing errors and indicate the condition through a user-accessible software bit. The time base of the serial port is derived from either a division of the system clock or the dedicated baud clock generator. The UART is capable of supporting LIN protocol implementation in software when using one of the timers for autobaud




Figure 11b. UART Asynchronous Mode (Mode 1)

detection. Table 1 summarizes the operating characteristics as well as the maximum baud rate of each mode.

#### JTAG Interface Bus

The joint test action group (JTAG) IEEE 1149.1 standard defines a unique method for in-circuit testing and programming. The MAXQ7665A-MAXQ7665D conform to this standard, implementing an external test access port (TAP) and internal TAP controller for communication with a JTAG bus master, such as an automatic test equipment (ATE) system. For detailed information on

the TAP and TAP controller, refer to *IEEE Standard* 1149.1 on the IEEE website at http://standards.ieee.org. The JTAG on the MAXQ7665A–MAXQ7665D is used for in-circuit emulation and debug support, but does not support boundary scan test capability.

The TAP controller communicates synchronously with the host system (bus master) through four digital I/O pins: test mode select (TMS), test clock (TCK), test data input (TDI), and test data output (TDO). The internal TAP module consists of several shift registers and a

Table 1. Operating Characteristics and Mode Baud Rate

MODE	TYPE	BAUD CLOCK	START BITS	DATA BITS	STOP BITS	MAX BAUD RATE AT 8MHz
Mode 0	Synchronous	4 or 12 clock	N/A	8	N/A	2Mbps
Mode 1	Asynchronous	Baud generation	1	8	1	250kbps
Mode 2	Asynchronous	32 or 64 clock	1	8 + 1	1	250kbps
Mode 3	Asynchronous	Baud generation	1	8 + 1	1	250kbps

TAP controller (see Figure 12). The shift registers serve as transmit-and-receive data buffers for a debugger. From a JTAG perspective, shift registers are user-defined optional data registers. The bypass register and the instruction register, for example, are realized as a set of shift-register-based elements connected in parallel between a common serial input (TDI) and a common serial output (TDO). The instruction register, through the TAP controller, selects one of the registers to form an active serial path.

The maximum TCK clock frequency must be below 1/8 of the system clock frequency to work properly. The TAP operates asynchronously with on-chip system logic and may be affected by the timing relation-

ship between the on-chip state machines and the TAP. The on-chip state machines are clocked by the system clock.

The four digital I/Os that form the TAP module are described as follows:

- TDO—Serial output signal for test instruction and data. Data is driven out only on the falling edge of TCK and is forced in an inactive state when it is idle. This signal is used to serially transfer internal data to the host. Data is transferred LSB first.
- TDI—Serial input signal for test instruction and data.
   Data should be driven in only on the rising edge of TCK. This signal is used to serially transfer data from




Figure 12. JTAG Interface Block Diagram

the host to the internal TAP module shift registers. Data is transferred LSB first.

- TCK—Serial clock for the test logic.
- TMS—Test mode selection. Test signals received at TMS are sampled at the rising edge of TCK and decoded by the TAP controller to control the test operation.

#### General-Purpose Digital I/Os

The MAXQ7665A–MAXQ7665D provide eight general-purpose digital I/Os (GPIOs). All GPIOs have an additional special function (SF), such as a timer input/output, or TAP signal for JTAG communication. For example, the state of pin P0.6/T0 can be programmed to depend on timer channel 0 logic. When programmed as a port, each I/O is configurable for high-impedance or weak pullup to DVDDIO. At power-up, each GPIO is configured as an input with pullups to DVDDIO. Note that at power-up, the JTAG function is enabled and should be turned off before normal operation. In addition, each GPIO can be programmed to cause an interrupt (on falling or rising edges). In stop mode, any interrupt can be used to wake up the device.

The data input/output direction in a port is independently controlled by the port direction register (PD). Each I/O within the port can be individually set as an output or input. The port output register (PO) contains the current state of the logic output buffers. When an

I/O is configured as an output, writing to the PO register controls the output logic state. Reading the PO register shows the current state of the output buffers, independent of the data direction. The port input register (PI) is a read-only register that always reflects the logic state of the I/Os. When an I/O is configured as an input, writing to the PO register enables/disables the pull-up resistor. Refer to the MAXQ7665/MAXQ7666 User's Guide for more detailed information.

#### Port Characteristics

The MAXQ7665A–MAXQ7665D contain only one port (P0). It is a bidirectional 8-bit I/O port, which contains the following features:

- Schmitt trigger input circuitry with software-selectable high-impedance or weak pullup to DVDDIO
- Software-selectable push-pull CMOS output drivers capable of sinking and sourcing 1.6mA
- Software-selectable open-drain output drivers capable of sinking 1.6mA
- Falling or rising edge interrupt capability
- All I/Os contain an additional special function, such as a logic input/output for a timer channel. Selecting an I/O for a special function alters the port characteristics of that I/O (refer to the MAXQ7665/MAXQ7666 User's Guide for more details). Figure 13 illustrates the functional blocks of an I/O.




Figure 13. Digital I/O Circuitry

#### **MAXQ Core Architecture**

The MAXQ7665A–MAXQ7665D are low-cost, high-performance, CMOS, fully static, 16-bit  $\mu$ Cs with flash memory and are members of the MAXQ family of  $\mu$ Cs. The MAXQ7665A–MAXQ7665D are structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations are completed in one cycle without pipelining, because the instruction contains both the operation code and data. The result is a streamlined 8 million instructions-per-second (MIPS)  $\mu$ C.

The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. Data can be quickly and efficiently manipulated with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention. As a result, application speed is greatly increased.

#### **Instruction Set**

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The instruction set is highly orthogonal, allowing arithmetic and logical operations to use any register along with the accumulator. Special-function registers (also called peripheral registers) control the peripherals and are subdivided into register modules. The family architecture is modular, so that new devices and modules can reuse code developed for existing products.

The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher level operation codes defined by the assembler, such as ADDC, OR, JUMP, etc. The operation codes are actually implemented as MOVE instructions between certain register locations, while the assembler handles the encoding, which need not be a concern to the programmer.

The 16-bit instruction word is designed for efficient execution. Bit 15 indicates the format for the source field of the instruction. Bits 0 to 7 of the instruction represent the

source for the transfer. Depending on the value of the format field, this can either be an immediate value or a source register. If this field represents a register, the lower 4 bits contain the module specifier and the upper 4 bits contain the register index in that module.

Bits 8 to 14 represent the destination for the transfer. This value always represents a destination register, with the lower 4 bits containing the module specifier and the upper 3 bits containing the register subindex within that module. Any time that it is necessary to directly select one of the upper 24 registers as a destination, the prefix register, PFX, is needed to supply the extra destination bits. This prefix register write is inserted automatically by the assembler and requires only one additional execution cycle.

### **Memory Organization**

The MAXQ7665A-MAXQ7665D incorporate several memory areas:

- 8KB (4K x 16) utility ROM
- Up to 128KB (64K x 16) of flash memory for program storage
- 512 bytes (256 x 16) of SRAM for storage of temporary variables
- 16-level stack memory for storage of program return addresses and general-purpose use

The memory is arranged by default in a Harvard architecture, with separate address spaces for program and data memory (see Figure 14). A special mode allows data memory to be mapped into program space, permitting code execution from data memory. In addition, another mode allows program memory to be mapped into data space, permitting code constants to be accessed as data memory.

The incorporation of flash memory allows the devices to be reprogrammed, eliminating the expense of throwing away one-time programmable devices during development and field upgrades (see Figure 15 for the flash memory sector maps). Flash memory can be password protected with a 16-word key, denying access to program memory by unauthorized individuals.




Figure 14. MAXQ7665B Memory Map

A pseudo-Von Neumann memory map can also be enabled. This places the utility ROM, code, and data memory into a single contiguous memory map. This is useful for applications that require dynamic program modification or unique memory configurations.

#### Stack Memory

A 16-bit-wide x 16 deep internal hardware stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced. The stack can also be used explicitly to store and retrieve data by using the PUSH, POP, and POPI instructions.

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring

operations increment SP, then store a value at the location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at SP and then decrement SP.

#### **Utility ROM**

The utility ROM is an 8KB (4K x 16) block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines that can be called from application software. These include:

- In-system programming (bootstrap loader) over JTAG
- In-circuit debug routines
- User-callable routines for in-application flash programming and fast table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to location 0000h, the start of user-application code, or to one of the special routines mentioned. Routines within the utility ROM are user-accessible and can be called as subroutines by the application software. More information on the utility ROM contents is contained in the MAXQ7665/MAXQ7666 User's Guide.

Some applications require protection against unauthorized viewing of program code memory. For these applications, access to in-system programming, inapplication programming, or in-circuit debugging functions is prohibited until a password has been supplied. The password is defined as the 16 words of physical program memory at addresses 0010h to 001Fh.

A single password lock (PWL) bit is implemented in the SC register. When the PWL is set to one (POR default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When PWL is cleared to zero, these utilities are fully accessible without the password. The password is automatically set to all ones following a mass erase.

#### **Programming**

The flash memory of the  $\mu$ C can be programmed by two different methods: in-system programming and inapplication programming. Both methods afford great flexibility in system design as well as reduce the lifecycle cost of the embedded system. These features can be password protected to prevent unauthorized access to program memory.

#### In-System Programming

An internal bootstrap loader allows the device to be reloaded over a simple JTAG interface. As a result, software can be upgraded in-system, eliminating the need for a costly hardware retrofit when updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another  $\mu C$ , or a connection to a PC serial port using a serial-to-JTAG converter such as the MAXQJTAG-001, available from Maxim Integrated Products, Inc. If in-system programmability is not required, a commercial gang programmer can be used for mass programming.

After a power-up or reset, the JTAG interface is active and loading the TAP with the system programming instruction invokes the bootstrap loader. Setting the SPE bit to 1 during reset through the JTAG interface executes the bootstrap-loader-mode program that resides in the utility ROM. When programming is complete, the bootstrap loader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

The following bootstrap loader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

#### In-Application Programming

The in-application programming feature allows the  $\mu$ C to modify its own flash program memory while simultaneously executing its application software. This allows onthe-fly software updates in mission-critical applications that cannot afford downtime. Alternatively, it allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible flash programming functions that erase and program flash memory. These functions are described in detail in the MAXQ7665/MAXQ7666 User's Guide for these devices.

### \_Register Set

Most functions of these devices are controlled by sets of registers. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality that may be included by different products based on the MAXQ architecture. This functionality is broken up into discrete modules so that only the features required for a given product need to be included. Tables 2 and 4 show the MAXQ7665A-MAXQ7665D register set. Tables 3 and 5 show the bit functions and reset values.




Figure 15. Flash Memory Sector Maps

### Power Management

Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level. This means device operation can be slowed and power consumption minimized during periods of reduced activity. When more processing power is required, the  $\mu C$  can increase its operating frequency. Software-selectable clock-divide operations allow flexibility, selecting whether a system clock cycle is one, two, four, or eight oscillator cycles. By performing this function in software, a lower power state can be entered without the cost of additional hardware.

For extremely power-sensitive applications, two additional low-power modes are available:

- PMM: divide-by-256 power-management mode (PMME = 1, CD1:0 = 00b)
- Stop mode (STOP = 1)

In PMM, one system clock is 256 oscillator cycles, significantly reducing power consumption while the  $\mu C$  functions at reduced speed. The optional switchback feature allows enabled interrupt sources including external interrupts, UART, and CAN, to quickly exit the power-management mode and return to a faster internal clock rate.

Power consumption reaches its minimum in stop mode. In this mode, the external oscillator, internal RC oscillator, system clock, and all processing activity is halted. Stop mode is exited when an enabled external interrupt input is triggered or an external reset signal is applied to  $\overline{\text{RESET}}.$  Upon exiting stop mode, the  $\mu\text{C}$  can choose to wait for the external high-frequency crystal to complete its warmup period, or it can start execution immediately from its internal RC oscillator while the warmup period completes.

**Table 2. System Register Map** 

REGISTER INDEX	MODULE NAME (BASE SPECIFIER)									
	AP (8h)	A (9h)	PFX (Bh)	IP (Ch)	SP (Dh)	DPC (Eh)	DP (Fh)			
0h	AP	A[0]	PFX[0]	IP	_	_	_			
1h	APC	A[1]	PFX[1]	_	SP	_	_			
2h		A[2]	PFX[2]	_	IV	_	_			
3h	_	A[3]	PFX[3]	_	_	OFFS	DP0			
4h	PSF	A[4]	PFX[4]	_	_	DPC	_			
5h	IC	A[5]	PFX[5]	_	_	GR	_			
6h	IMR	A[6]	PFX[6]	_	LC0	GRL	_			
7h	_	A[7]	PFX[7]	_	LC1	BP	DP1			
8h	SC	A[8]		_	_	GRS	_			
9h	_	A[9]	_	_	_	GRH	_			
Ah	_	A[10]	_	_	_	GRXL	_			
Bh	IIR	A[11]	_	_	_	FP	_			
Ch	_	A[12]	_	_	_	_	_			
Dh	_	A[13]	_	_	_	_	_			
Eh	CKCN	A[14]	_	_	_	_	_			
Fh	WDCN	A[15]	_	_	_	_	_			

**Note:** Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide.

### Interrupts

Multiple interrupt sources are available for quick response to internal and external events. The MAXQ architecture uses a single interrupt vector (IV), single interrupt-service routine (ISR) design. For maximum flexibility, interrupts can be enabled globally, individually, or by module. When an interrupt condition occurs, its individual flag is set, even if the interrupt source is disabled at the local, module, or global level. Interrupt flags must be cleared within the user-interrupt routine to avoid repeated false interrupts from the same source. Application software must ensure a delay between the write to the flag and the RETI instruction to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up, so if it is not changed to a different address, the user program must determine whether a jump to 0000h came from a reset or interrupt source.

Once software control has been transferred to the ISR, the interrupt identification register (IIR) can be used to determine if a system register or peripheral register was the source of the interrupt. The specified module can then be interrogated for the specific interrupt source and software can take appropriate action. Because the interrupts are evaluated by user software, the user can define a unique interrupt priority scheme for each application. The following interrupt sources are available.

- Watchdog interrupt
- External interrupts 0 to 7
- Serial port 0 receive and transmit interrupts

- Timer 0 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 1 low compare, low overflow, capture/compare, and overflow interrupts
- Timer 2 low compare, low overflow, and overflow interrupts
- CAN0 receive and transmit interrupts and a change in CAN0 status register interrupt
- ADC data ready and overrun interrupts
- Digital and I/O voltage brownout interrupts
- High-frequency oscillator failure interrupt

### **Reset Sources**

Several reset sources are provided for  $\mu C$  control. Although code execution is halted in the reset state, the high-frequency oscillators and the internal RC oscillator continue to oscillate. The high-frequency oscillator is turned off by a POR, but not by other reset sources. Internal resets such as the power-on and watchdog resets assert the  $\overline{\text{RESET}}$  output low.

#### **Power-On Reset (POR)**

An internal POR circuit enhances system reliability. This circuit forces the device to perform a POR whenever a rising voltage on DV<sub>DD</sub> climbs above the POR threshold level of 2.7V. At this point the following events occur:

- All registers and circuits enter their reset state
- The POR flag (WDCN.POR) is set to indicate the source of the reset
- The internal RC oscillator becomes the clock source
- Code execution begins at location 8000h

#### **Watchdog Timer Reset**

The watchdog timer functions are described in the *MAXQ7665/MAXQ7666 User's Guide*. Execution resumes at location 8000h following a watchdog timer reset.

#### **External System Reset**

Asserting the external RESET input low causes the device to enter the reset state. The external reset functions as described in the MAXQ7665/MAXQ7666 User's Guide. Execution resumes at location 8000h after RESET is released.

#### **Crystal Selection**

The MAXQ7665A–MAXQ7665D require a crystal with the following specifications:

Frequency: 1MHz to 8MHz

CLOAD: 6pF (min) Drive level: 5µW

Series resonance resistance:  $30\Omega$  max

**Note:** Series resonance resistance is the resistance observed when the resonator is in the series resonant condition. This is a parameter often stated by quartz crystal vendors and is called R1. When a resonator is used in the parallel resonant mode with an external load capacitance, as is the case with the MAXQ7665A–MAXQ7665D oscillator circuit, the effective resistance is sometimes stated. This effective resistance at the loaded frequency of oscillation is:

 $R1 \times (1 + (C_O/C_{LOAD}))^2$ 

For typical C<sub>O</sub> and C<sub>LOAD</sub> values, the effective resistance can be greater than R1 by a factor of 2.

#### **Development and Technical Support**

A variety of highly versatile, affordably priced development tools for this  $\mu C$  are available from Maxim and third-party suppliers, including:

- Compilers
- Evaluation kits
- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A list of some development-tool vendors can be found at <a href="https://www.maxim-ic.com/microcontrollers">www.maxim-ic.com/microcontrollers</a>.

Technical support is available through email at maxq.support@maxim-ic.com.

**Table 3. System Register Bit Functions and Reset Values** 

The color of the									REG	ISTER BIT	Г						
APC APC APC BETT TO THE PROPERTY OF THE PROPER	REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APC	ΔΡ																
PSF	Al											0	0	0			
PSF	APC																1
C																	
IC	PSF																
MR																	
MR	IC																
SC																	
SC	IMR																
IIIR	00									TAP	_	CDA1	CDA0	UPA	ROD	PWL	_
CKCN	SC									1	0	0	0	0	0	s*	0
CKCN	IID									IIS	_	II5	114	II3	II2	II1	IIO
WDCN	III1										0						
WDCN	CKCN																
Maria (1.15)  Ani (1.15)	OROIT																
A[n] (0.15)  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	WDCN																
PFX[n] (0.15)    PFX[n] (0.15)									A.F.		s*	0	0	0	s*	s*	0
PFX[n] (0.15)	A[n] (015)	_	0	0				0			0	0	0			_	0
PFAN] (U.15)		U	U	U	U	U	U	U				U	U	U	U	U	
P	PFX[n] (015)	0	Ο	0	n	n	n	n				Ο	0	n	n	n	0
SP		0		U	U	U	U	U			U	U	U	0	0	U	
SP	IP	1	0	0	0	0	0	0			0	0	0	0	0	0	0
N		1															
C	SP	0	0	0	0	0	0	0	0	0	0	0	0	1			1
LC[0]	IV/								IV	(16 Bits)							
CE(0)	IV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[1]	1 C[0]																
DPC	20[0]	0	0	0	0	0	0	0				0	0	0	0	0	0
OFFS    O	LC[1]					_		_					_	_			
DPC		0	0	0	0	0	0	0	0	0	0	0			0	0	0
DPC	OFFS									0	0	0				_	_
DPC  O O O O O O O O O O O O O O O O O O O																	
GR. 15 GR. 14 GR. 13 GR. 12 GR. 11 GR. 10 GR. 9 GR. 8 GR. 7 GR. 6 GR. 5 GR. 4 GR. 3 GR. 2 GR. 1 GR. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DPC																
GRL  GRL  GRL  GRL  GRL  GRL  GRL  GRL														-			
BP    BP   16 Bits	GR																
BP   16 Bits   17 BP   16 Bits   18 BP	CDI									GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
BP	GRL									0	0	0	0	0	0	0	0
GRS GR.7 GR.6 GR.5 GR.4 GR.3 GR.2 GR.1 GR.0 GR.15 GR.14 GR.13 GR.12 GR.11 GR.10 GR.9 GR.8  GRH GRX GR.7 GR.7 GR.7 GR.7 GR.7 GR.7 GR.7 GR.7	RP																
GRS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	51																
GRH  GRY  GRY  GRY  GRY  GRY  GRY  GRY	GRS																
GRH  GRXL  GR.7  GR.6  GR.5  GR.4  GR.3  GR.2  GR.1  GR.0  O  O  O  O  O  O  O  O  O  O  O  O  O	-	0	0	0	0	0	0	0	0							_	
GRXL GR.7 GR.7 GR.7 GR.7 GR.7 GR.7 GR.7 GR.7	GRH																1
FP		CD 7															
FP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GRXL																
DP[0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		- 0	U	U	U	U	U	U			U		U	U	U	U	U
DP[0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FP	0	Ω	Ο	Ω	0	0	n			0	Ω	Ω	0	n	Ω	Ω
DP[1] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	D.D.(*)	T															
DP[1] DP[1] (16 Bits)	DP[0]	0	0	0	0	0	0	0				0	0	0	0	0	0
	DDI41								DP[	1] (16 Bits)	)				•		•
	ון אט	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<sup>\*</sup>Bits indicated by an "s" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR. Refer to the MAXQ7665/MAXQ7666 User's Guide for more information.

**Table 4. Peripheral Register Map** 

REGISTER			MODULE NAME (	BASE SPECIFIER)		
INDEX	M0 (0h)	M1 (1h)	M2 (2h)	M3 (3h)	M4 (4h)	M5 (5h)
0h	PO0	MCNT	T2CNA0	T2CNA2	COC	VMC
1h	_	MA	T2H0	T2H2	COS	APE
2h	_	MB	T2RH0	T2RH2	COIR	ACNT
3h	EIF0	MC2	T2CH0	T2CH2	COTE	DCNT
4h	_	MC1	T2CNA1	_	C0RE	DACI
5h	_	MC0	T2H1	_	COR	_
6h	_	_	T2RH1	_	C0DP	DACO
7h	SBUF0	_	T2CH1	_	C0DB	_
8h	PI0	_	T2BNB0	T2CNB2	CORMS	ADCD
9h	_	_	T2V0	T2V2	COTMA	TSO
Ah	_	FCNTL	T2R0	T2R2	_	AIE
Bh	EIE0	FDATA	T2C0	T2C2	_	ASR
Ch	_	MC1R	T2CNB1	_	_	OSCC
Dh	_	MC0R	T2V1	_	_	_
Eh	_	_	T2R1	_	_	_
Fh	_	_	T2C1	_	_	_
10h	PD0	_	T2CFG0	T2CFG2	_	_
11h	_	_	T2CFG1	_	C0M1C	_
12h	_	_	_	_	C0M2C	_
13h	EIES0	_	_	_	C0M3C	_
14h	_	_	_	_	C0M4C	_
15h	_	_	_	_	C0M5C	_
16h	_	_	_	_	C0M6C	_
17h	_	_	_	_	C0M7C	_
18h	_	_	ICDT0	_	C0M8C	_
19h	_	_	ICDT1	_	C0M9C	_
1Ah	_	_	ICDC	_	C0M10C	_
1Bh	_	_	ICDF	_	C0M11C	_
1Ch	_	Reserved	ICDB	_	C0M12C	_
1Dh	SCON0	_	ICDA	_	C0M13C	_
1Eh	SMD0	_	ICDD	_	C0M14C	_
1Fh	PR0	_	_	_	C0M15C	_

**Note:** Names that appear in bold indicate that the register is read-only.

Table 5. Peripheral Register Bit Functions and Reset Values

REGISTER								REGISTER BIT	ВІТ							
	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
90								I	PO0.7	PO0.6	PO0.5	P00.4	P00.3	PO0.2	P00.1	PO0.0
(IMO, OFF)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
EIFO				_	-		_	-	LE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0
(M0, 3h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SBUF0				_	-			_	SBUF0.7	SBUF0.6	SBUF0.5	SBUF0.4	SBUF0.3	SBUF0.2	SBUF0.1	SBUF0.0
(MO, 7h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PIO						1	-	—	7.0IA	9.0IA	PI0.5	P10.4	PI0.3	P10.2	P10.1	PI0.0
(M0, 8h)	0	0	0	0	0	0	0	0	ST							
EIEO		1	1	1	1	1	1	I	EX7	EX6	EX5	EX4	EX3	EX2	EX1	EXO
(M0, Bh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PD0	1	1				1	1		PD0.7	PD0.6	PD0.5	PD0.4	PD0.3	PD0.2	PD0.1	PD0.0
(M0, 10h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EIESO		1	1	1	1	1	1	I	LT7	IT6	IT5	IT4	П3	IT2	Щ1	IT0
(M0, 13h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SCONO	I	1	1	1	1	1	1	_	SM0/FE	SM1	SM2	REN	TB8	RB8	Ш	R
(M0, 1Dh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SMD0				_	-		_	_	_	_	_	_	_	ESI	SMOD	FEDE
(M0, 1Eh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PRO	PR0.15	PR0.14	PR0.13	PR0.12	PR0.11	PR0.10	PR0.9	PR0.8	PR0.7	PR0.6	PR0.5	PR0.4	PR0.3	PR0.2	PR0.1	PR0.0
(M0, 1Fh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MCNT		I	ı	1	1	1	1	1	OF	MCW	CLD	SQU	OPCS	MSUB	MMAC	SUS
(M1, 0h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MA	MA.15	MA.14	MA.13	MA.12	MA.11	MA.10	MA.9	MA.8	MA.7	MA.6	MA.5	MA.4	MA.3	MA.2	MA. 1	MA.0
(M1, 1h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MB	MB.15	MB.14	MB.13	MB.12	MB.11	MB.10	MB.9	MB.8	MB.7	MB.6	MB.5	MB.4	MB.3	MB.2	MB.1	MB.0
(M1, 2h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC2	MC2.15	MC2.14	MC2.13	MC2.12	MC2.11	MC2.10	MC2.9	MC2.8	MC2.7	MC2.6	MC2.5	MC2.4	MC2.3	MC2.2	MC2.1	MC2.0
(M1, 3h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC1	MC1.15	MC1.14	MC1.13	MC1.12	MC1.11	MC1.10	MC1.9	MC1.8	MC1.7	MC1.6	MC1.5	MC1.4	MC1.3	MC1.2	MC1.1	MC1.0
(M1, 4h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC0	MC0.15	MC0.14	MC0.13	MC0.12	MC0.11	MC0.10	MC0.9	MC0.8	MC0.7	MC0.6	MC0.5	MC0.4	MC0.3	MC0.2	MC0.1	MC0.0
(M1, 5h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
FCNTL		1	I		I	I		Ι	FBUSY	FERR	FINE	FBYP	DQ5	FC2	FC1	I
(M1, Ah)	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0
FDATA	FDATA.15	FDATA.14	FDATA.13	FDATA.12	FDATA.11	FDATA.10	FDATA.9	FDATA.8	FDATA.7	FDATA.6	FDATA.5	FDATA.4	FDATA.3	FDATA.2	FDATA.1	FDATA.0
(M1, Bh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC1R	MC1R.15	MC1R.14	MC1R.13	MC1R.12	MC1R.11	MC1R.10	MC1R.9	MC1R.8	MC1R.7	MC1R.6	MC1R.5	MC1R.4	MC1R.3	MC1R.2	MC1R.1	MC1R.0
(M1, Ch)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MC0R	MC0R.15	MC0R.14	MC0R.13	MC0R.12	MC0R.11	MC0R.10	MC0R.9	MC0R.8	MC0R.7	MC0R.6	MC0R.5	MC0R.4	MC0R.3	MC0R.2	MC0R.1	MC0R.0
(M1, Dh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA0		1	I		I	I		Ι	ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
(M2, Oh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2H0		I	I	1		I	1		T2H0.7	T2H0.6	T2H0.5	T2H0.4	T2H0.3	T2H0.2	T2H0.1	T2H0.0
(M2, 1h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# MAXQ7665A-MAXQ7665D

16-Bit RISC Microcontroller-Based Smart Data-Acquisition Systems

REGISTER								REGISTERED BIT	D BIT							
T2RH0	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
(M2, 2h)	0	0	0	0		0	0	0	T2RH0.7	T2RH0.6	T2RH0.5	T2RH0.4	T2RH0.3		T2RH0.1	T2RH0.0
T2CH0	>	>	0	o	>	o	0	>	T2CH0.7	T2CH0.6	T2CH0.5	T2CH0.4	T2CH0.3	T2CH0.2	T2CH0.1	T2CH0.0
(M2, 3h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA1	I	1	1	1	1	1	_	1	ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
(M2, 4h)	0	0	0	0	0	0	0	0	O T2H17	0 T2H16	0 T2H1 E	0 T2H1.4	0 T2H13	12112	12H11	0
(M2, 5h)	0	0	0	0	0	0	0	0	0	0.11.0	0	0	0	0	0	0.110
T2RH1				_	1				T2RH1.7	T2RH1.6	T2RH1.5	T2RH1.4	T2RH1.3	T2RH1.2	T2RH1.1	T2RH1.0
(M2, 6h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CH1	I	1	1	I	I	I	I	I	T2CH1.7	T2CH1.6	T2CH1.5	T2CH1.4	T2CH1.3	T2CH1.2	T2CH1.1	T2CH1.0
(M2, 7h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TZCNB0	0	0	0	0	0	0	0	0	ET2L o	0	0	0	TF2	TF2L	TCC2	TC2L
(INZ, OII)	T2V0.15	T2V0.14	T2V0.13	T2V0.12	T2V0.11	0 DVCT	T2V0.9	8.0VCT	T2V0.7	T2V0.6	T2V0.5	T2V0.4	T2V0.3	2.0V9T	T2V0.1	T2V0.0
(M2, 9h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2R0	T2R0.15	T2R0.14	T2R0.13	T2R0.12	T2R0.11	T2R0.10	T2R0.9	T2R0.8	T2R0.7	T2R0.6	T2R0.5	T2R0.4	T2R0.3	T2R0.2	T2R0.1	T2R0.0
(M2, Ah)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
M 250	1200.15	0.14	1200.13	200.12	LL.0.251	01.0021	1200.9	1200.8	1200.7	1200.6	1200.5	12CU.4	1200.3	1200.2	1200.1	1200.0
T2CNB1	)	)	)	)	)	)	)	)	ET2L	)	»	)	TF2	TF2L	TCC2	TC2L
(M2, Ch)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V1	T2V1.15	T2V1.14	T2V1.13	T2V1.12	T2V1.11	T2V1.10	T2V1.9	T2V1.8	T2V1.7	T2V1.6	T2V1.5	T2V1.4	T2V1.3	T2V1.2	T2V1.1	T2V1.0
(MZ, Dn)	U T2D1 1E	U T2D1 11	U T2D1 13	U T2D1 12	T2D1 11	0 1001	U T2D1.0	U TOD1 p	U T2D17	U T2D16	U T2D1 E	U T2D1.4	U T2D1.2	1201.2	1201	U T201
INS (A)	2	12111.14	0.1.13	0	0	01.11.10	0	0.11121	0.111.7	0.1712	J. 173	4.11.4	0.112	2:11121	12111.1	0.1712
T2C1	T2C1.15	T2C1.14	T2C1.13	T2C1.12	T2C1.11	T2C1.10	T2C1.9	T2C1.8	T2C1.7	T2C1.6	T2C1.5	T2C1.4	T2C1.3	T2C1.2	T2C1.1	T2C1.0
(M2, Fh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CFG0		1	1	1	I	1	-	1	1	T2DIV2	T2DIV1	T2DIV0	T2MD	CCF1	CCF0	C/T2
(M2, 10h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
MO 115)	<	0	0	0		0	0	0	0	20172	I VIUZI	IZDIVU	ZMD	2	2	2/2
ICDT0	ICDT0.15	ICDT0.14	ICDT0.13	ICDT0.12	ICDT0.11	ICDT0.10	ICDT0.9	ICDT0.8	ICDT0.7	ICDT0.6	ICDT0.5	ICDT0.4	ICDT0.3	ICDT0.2	ICDT0.1	ICDT0.0
(M2, 18h)	DB	DB	DB	DB	DB	BO	DB	DB	DB	DB	DB	DB	DB	BQ	DB	DB
ICDT1	ICDT1.15	ICDT1.14	ICDT1.13	ICDT1.12	ICDT1.11	ICDT1.10	ICDT1.9	ICDT1.8	ICDT1.7	ICDT1.6	ICDT1.5	ICDT1.4	ICDT1.3	ICDT1.2	ICDT1.1	ICDT1.0
(M2, 19h)	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB
ICDC	0	(	(	0	(	0	4	(	DME	(	REGE	(	CMD3	CMD2	CMD1	CMD0
(MZ, IAN)	o	>	>	0	>	0	0	o	M	o	<u>M</u>	0	PSS1	PSS0	SPE	X X
(M2, 1Bh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ICDB	ı	I	I	I	I	I		I	ICDB.7	ICDB.6	ICDB.5	ICDB.4	ICDB.3	ICDB.2	ICDB.1	ICDB.0
(M2, 1Ch)	0 0	0	0	0	0 8	0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 8	0	0 20
M2 10A	ICUA. IS	ICUA. 14	ICDA. I3	ICDA. IZ	ICDA.II	ICDA. IU	ICDA.9	ICDA.8	ICDA./	ICDA.6	ICDA.5	ICUA.4	ICDA.3	ICDA.Z	ICDA.	ICDA:U
ICDD	ICDD.15	ICDD.14	ICDD:13	ICDD.12	ICDD:11	ICDD:10	ICDD:9	ICDD:8	ICDD:7	ICDD.6	ICDD:5	ICDD:4	ICDD:3	ICDD.2	ICDD:1	ICDD:0
(M2, 1Eh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA2		1	1	1	I	1	-		ET2	T20E0	T2POL0	TR2L	TR2	CPRL2	SS2	G2EN
(M3, 0h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2H2			1	1	1	1	1	1	T2H2.7	T2H2.6	T2H2.5	T2H2.4	T2H2.3	T2H2.2	T2H2.1	T2H2.0
(M3, 1h)	0	0	0	0	0	0	0	0	0 T2DH2.7	O TOPHO 6	120H2 F	0 TOBES 4	O TOBELO 2	O TOPHOOD	0 TOBES 1	O CHOCT
(M3, 2h)	0	0	0	0	0	0	0	0	0	0.2002	0	0	0	0	0	0.27772
T2CH2	,	·	,	,	,	,	,	,	T2CH2.7	T2CH2.6	T2CH2.5	T2CH2.4	T2CH2.3	T2CH2.2	T2CH2.1	T2CH2.0
(M3, 3h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 5. Peripheral Register Bit Functions and Reset Values (continued)

Table 5. Peripheral Register Bit Functions and Reset Values (continued)

-	14	13	12	÷ i	10	6	80	<b>7</b>	9	2	4	<b>છ</b>	<b>2</b>	<b>-</b>	<b>0</b>
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2V2	14	.13	T2V2.12	T2V2.11	T2V2.10	T2V2.9	T2V2.8	T2V2.7	T2V2.6	T2V2.5	T2V2.4	T2V2.3	T2V2.2	T2V2.1	T2V2.0
0	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0
-	41.	13	T2R2.12	T2R2.11	T2R2.10	T2R2.9	T2R2.8	T2R2.7	T2R2.6	T2R2.5	T2R2.4	T2R2.3	T2R2.2	T2R2.1	T2R2.0
-	TSCS 14 TSC	0 T2C2 13	0 T2C2 12	0 T2C2 11	0 T2C2 10	0 000	0 8 6361	0 TSCS 7	0	0	0 T2C2.4	0	0 T2C2 2	1903 1	0 T2C2 0
0	+	-	0	0	0	0	0.505	0	0	0	0	0	0	0	0
				1		1	1	I	T2DIV2	T2DIV1	T2DIV0	T2MD	CCF1	CCF0	C/T2
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
'			"	•	"	•	•	ERIE	STIE	PDE	SIESTA	CRST	AUTOB	ERCS	SWINT
0		0	0	0	0	0	0	0 2	0	0	٥	- 5	0 6	0 [	- 6
	0	0	0	0	0	0	0	BSS	EC96/128	WKS	AXS o	SX	ERZ 0	H c	ER9
		0	0	0	0	0	0	U ZIVIZIVI	UINTINIE	U	O	U	O	O NTIN1	O
	0	0	0	0	0						† C		7		
7 1	2 1		>	>	>	>	>	COTE.7	COTE.6	COTE.5	COTE.4	COTE.3	COTE.2	COTE.1	COTE.0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı	_	_		_	-	-	I	C0RE.7	CORE.6	CORE.5	C0RE.4	C0RE.3	C0RE.2	C0RE.1	C0RE.0
O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
' '			0	0	(	0	0	CANOBA	INCDEC	AID	C0BPR7	COBPR6	0	COBIE	COIE
+	+	+	0	0	0	0	0	0	0	0	0	0	0	0	0
C0DP.15 C0D	C0DP.14 C0I	C0DP.13	C0DP.12	C0DP.11	C0DP.10	CODP.9	CODP.8	CODP.7	CODP.6	CODP.5	C0DP.4	CODP.3	C0DP.2	CODP.1	CODP.0
CODB.15 COD	3.14	33	CODB: 12	CODB:11	CODB:10	CODB.9	CODB.8	CODB.7	CODB.6	CODB.5	CODB.4	CODB.3	CODB.2	CODB.1	CODBIO
+	+	1	0	0	0	0	0	0	0	0	0	0	0	0	0
CORN	CORMS.15 COR	CORMS.14	C0RMS.13	CORMS.12	CORMS.11	CORMS.10	CORMS.9	CORMS.8	CORMS.7	CORMS.6	CORMS.5	CORMS.4	CORMS.3	CORMS.2	CORMS.1
0			_	0	0	_	0	0	0	0	0	0	0	0	0
COTIN	COTMA.15 COT	COTMA.14 C	COTMA.13	COTMA.12	COTMA.11	COTMA.10	COTMA.9	COTMA.8	COTMA.7	COTMA.6	COTMA.5	COTMA.4	COTMA.3	COTMA.2	COTMA.1
, ,		) 	)	)	)	·	·	MSRDY	Ē	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-			1	-	I	I	I	MSRDY	Ш	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	o į	0	0	0	0	0
1			0	0	0	0	0	MSRDY	E	ERI	INTRO	EXTRO	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	MSBDV	0 🗄	O	OUL	ORTXE	MTBO	U NVTIH	O DI I
		0	0	0	0	0		- C		50		3 0	2 0	- I	
, ,	, ,		>	)	)	)	·	MSRDY	Б	ERI	INTRO	EXTRQ	MTRQ	ROW/TIH	DTUP
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1			I	I	I	Ι	I	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	<	<	MSRDY		EH C	NING	EXIMO	Z Z	HOW/IIH	ADIO.
		)	>		)	)	)	MSBDY	E	FBI	INTRO	EXTRO	MTRO	ROW/TIH	DITI
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			1	1	I	1	1	MSRDY	Ш	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	I	I	1	MSRDY	Ш	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
	0	0	0	0	0	0	0	0	0 [	o į	0	0 (	0	0	0
			0	0	0	0	0	MSRDY	EII	ERI	INTRO	EXTRO	MTRQ	ROW/TIH	DTUP
7 1	>	>	>	>	>	>	>	MSRDY	- E	FBI	INTRO	FXTRO	MTRO	ROW/TIH	DITIP
		0	0	0	0	0	0	0	0	0	0	0	0	0	0
									-						
								MSHDY	=	EBI	NTRO	EXTRO	MTRO	ROW/TIH	DTUP

REGISTER								REGISTER BIT	BIT .							
000444	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
COM 14C	_		-	_		-	-	_	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
(IVI4, ICII)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
COM15C	_			_	-	_	-	_	MSRDY	ETI	ERI	INTRQ	EXTRQ	MTRQ	ROW/TIH	DTUP
(M4, 1Fh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
VMC	_		-	_		_	-	_	_	I	VIOBI1	VIOBIO	VDB11	VDBIO	VDBR1	VDBR0
(M5, 0h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	S	S
APE		-	-	VIBE	VDBE	VDPE	1		PGG2	PGG1	PGG0	TSE	PGAE		DACE	ADCE
(M5, 1h)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
ACNT	ADCMX4	ADCMX3	ADCMX2	ADCMX1	ADCMX0	ADCDIF	ADCBIP		-	ADCDUL	_	ADCASD	ADCBY	ADCS2	ADCS1	ADCS0
(M5, 2h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DCNT				_				_	_	DACLD2	DACLD1	DACLD0	-	-		I
(M5, 3h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DACI	_		_		DACI.11	DACI.10	DACI.9	DACI.8	DACI.7	DACI.6	DACI.5	DACI.4	DACI.3	DACI.2	DACI.1	DACI.0
(M5, 4h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DACO	_		_		DACO.11	DACO.10	DACO:9	DACO.8	DACO.7	DACO.6	DACO.5	DACO.4	DACO.3	DACO.2	DACO.1	DACO.0
(M5, 6h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ADCD	_		_	_	ADCD:11	ADCD:10	ADCD.9	ADCD.8	ADCD.7	ADCD.6	ADCD.5	ADCD.4	ADCD.3	ADCD.2	ADCD:1	ADCD:0
(M5, 8h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OST	TSO.15	TSO.14	TSO.13	TSO.12	TSO.11	TSO.10	TSO.9	TSO.8	TSO.7	1SO.6	TSO.5	TSO.4	TSO.3	TSO.2	TSO.1	TSO.0
(M5, 9h)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
AIE			_	_	-	_	-	-		HFFIE	VIOBIE	DVBIE		AORIE	ADCIE	-
(M5, Ah)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ASR	VIOLVL	DVLVL	-		XHFRY		1		-	HFFINT	VIOBI	DVBI		ADCOV	ADCRY	
(M5, Bh)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
OSCC	_			-	HFOC1	HFOC0	HFIC1	HFIC0	ADCCD2	ADCCD1	ADCCD0	1	1	EXTHF	RCE	HE
(M5, Ch)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bits indicated by "---" are unused.

Bits indicated by "ST" reflect the input signal state.


Bits indicated by "DB" have read/write access only in background or debug mode. These bits are cleared after a POR. Bits indicated by "S" are only affected by a POR and not by other forms of reset. These bits are set to 0 after a POR.

Bits indicated by "DW" are only written to in debug mode. These bits are cleared after a POR.

The OSCC register is cleared to 0002h after a POR and is not affected by other forms of reset.


Table 5. Peripheral Register Bit Functions and Reset Values (continued)

# **Typical Operating Circuit**



/U/IXI/W

#### **Pin Configuration**



### **Chip Information**

PROCESS: BiCMOS and CMOS

#### **Ordering Information/Selector Guide**

PART	PIN-PACKAGE	PKG CODE	FLASH SIZE (KB)
MAXQ7665AATM+**	48 TQFN-EP*	T4877MK+6	128 (64K x 16)
MAXQ7665BATM+	48 TQFN-EP*	T4877MK+6	64 (32K x 16)
MAXQ7665CATM+**	48 TQFN-EP*	T4877MK+6	48 (24K x 16)
MAXQ7665DATM+**	48 TQFN-EP*	T4877MK+6	32 (16K x 16)

<sup>+</sup>Devices are only available in lead-free packaging.


Note: All devices are specified for operation over the -40°C to +125°C automotive temperature range.

<sup>\*</sup>EP = Exposed pad.

<sup>\*\*</sup>Future Product—contact factory for availability.

#### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

#### NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESU 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- $\underline{\triangle}$  DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- 6. No AND No REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. WARPAGE SHALL NOT EXCEED 0.10mm.
- 10 MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

	DIMEN:	SIONS				
SYMBOL	MIN.	NDM.	MAX.			
Α	0.80	0.85	0.90			
A1	0	0.02	0.05			
A2		0.20 REF				
b	0.20	0.25	0.30			
D	6.90	7.00	7.10			
Ε	6.90	7.00	7.10			
D2	5.40	5.50	5,60			
E2	5,40	5.50	5.60			
e	(	0.50 BSC	),			
k	0.25	-	_			
L	0.30 0.40 0.50					
L1	_	_	-			
N		48				
Nol		12				
Ne		12				
Pkg. C	odei 1	4877MK	-6			

TITLE: |PACKAGE OUTLINE |48L SAWN QFN, 7×7×0.9mm

APPROVAL DOCUMENT CONTROL NO. REV. 21-0199 A

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.